CERTIFICATE OF MAILING BY "EXPRESS MAIL"

Express Mail Label No.: EL714233300US

Date of Deposit: December 15, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington,

D.C. 20231.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Steven Teig, et al.

Serial No.:

Not Yet Assigned

Filed:

Herewith

For:

Method and Apparatus for Pre-

Computing and Using Placement Costs Within a Partitioned Region for Multiple

Wiring Models

### PRELIMINARY AMENDMENT

Box PATENT APPLICATION Assistant Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

This Preliminary Amendments is concurrently filed with the above-entitled application, which is a continuation application of a presently pending application entitled "Recursive Partitioning Placement Method and Apparatus," filed on December 6, 2000.

Applicants respectfully request that claims 1-27 be canceled (pursuant to the amendment below) before calculation of the filing fee.

#### IN THE TITLE

Please replace the current title, "Recursive Partitioning Placement Method and Apparatus," with "Method and Apparatus for Pre-Computing and Using Placement Costs Within a Partitioned Region for Multiple Wiring Models."

# IN THE SPECIFICATION

On page 1, line 1, please delete "The invention is directed towards recursive partitioning placement method and apparatus" and insert--

### Cross Reference to Related Applications

This application is a continuation application of United States

Patent Application entitled "Recursive Partitioning Placement Method and

Apparatus," filed on December 6, 2000, and having the Serial No.

# Field of the Invention

The invention is directed towards method and apparatus for precomputing and using placement costs within a partitioned region for multiple wiring models.--

### IN THE CLAIMS

Please cancel claims 1-27, and add the following new claims.

- 28. (New) For an electronic-design-automation placer that uses a set of partitioning lines, that define a plurality of slots, to partition an integrated-circuit ("IC") layout region into a plurality of sub-regions corresponding to said slots, a method of precomputing placement costs for multiple wiring models, the method comprising:
- a) for each combination of said slots, identifying at least one connection graph that is based on a first wiring model and that represents the topology of interconnect lines necessary for connecting the combination of said slots according to the first wiring model;
- b) for each combination of said slots, identifying at least one connection graph that is based on a second wiring model and that represents the topology of interconnect lines necessary for connecting the combination of said slots according to the second wiring model;
  - c) computing an attribute of each identified connection graph; and
  - d) storing the computed attributes in a storage structure.
- 29. (New) The method of claim 28, wherein the connection graphs are Steiner trees.
- 30. (New) The method of claim 28, wherein the connection graphs are minimum spanning trees.

- 31. (New) The method of claim 28, wherein computing said attribute comprises calculating the length of each graph.
- 32. (New) The method of claim 28, wherein computing said attribute comprises calculating the number of bends in each graph.
  - 33. (New) The method of claim 32, wherein the bends are diagonal bends.
- 34. (New) The method of claim 28, wherein a plurality of interconnect-line paths exist between said slots, wherein computing the attribute comprises identifying the interconnect line paths used by each connection graph.
- 35. (New) The method of claim 34, wherein a first set of interconnect-line paths exist between said slots when the first wiring model is used, and a second set of interconnect-line paths exist between said slots when the second wiring model is used.
- 36. (New) The method of claim 28, wherein a plurality of edges exist between said slots, wherein computing the first attribute comprises identifying the edges intersected by each connection graph.
- 37. (New) The method of claim 36, wherein a first set of edges exist between said slots when the first wiring model is used, and a second set of edges exist between said slots when the second wiring model is used.
- 38. (New) A method of placing circuit modules in a region of an integrated circuit ("IC") layout, said IC layout having a plurality of circuit elements, wherein a

plurality of nets represent interconnections between said circuit elements, each net defined to include a set of circuit elements, the method comprising:

- a) selecting a first wiring model from among a plurality of wiring models, each wiring model specifying different types of interconnect lines;
  - b) partitioning the IC region into several sub-regions;
  - c) selecting a net;
- d) identifying the set of sub-regions containing the circuit elements of the selected net;
- e) retrieving, from a storage structure, a pre-computed attribute of a set of one or more interconnect lines that are necessary for connecting the identified set of sub-regions, wherein said set of interconnect lines are based on the first wiring model.
- 39. (New) The method of claim 38, wherein the retrieved attribute represents the placement cost of said net within said region.
- 40. (New) The method of claim 38 further comprising computing the placement cost of said net from said retrieved attribute.
  - 41. (New) The method of claim 38 further comprising:
- a) changing the position of a circuit element of the net from one subregion to another;

- b) identifying a new set of sub-regions that contain the circuit elements of the net;
- c) retrieving, from the storage structure, a pre-computed attribute of a different set of interconnect lines necessary for connecting the identified new set of sub-regions, wherein said different set of interconnect lines are based on the first wiring model.
- 42. (New) A method of placing circuit modules in a region of an integrated circuit ("IC") layout, said IC layout having a plurality of circuit elements, wherein a plurality of nets represent interconnections between said circuit elements, each net defined to include a set of circuit elements, the method comprising:
- a) selecting a first wiring model from among a plurality of wiring models, each wiring model specifying different types of interconnect lines;
  - b) partitioning the IC-layout region into several sub-regions;
- c) for each particular net, identifying the set of sub-regions containing the circuit elements of the particular net,
- d) for each particular net, retrieving a pre-computed attribute of a connection graph that is based on the first wiring model, and that represents the topology of interconnect lines needed to connect the identified set of sub-regions of the particular net;

- e) computing a placement cost for the IC layout within said region by using the retrieved attributes.
  - 43. (New) The method of claim 42 further comprising:
- a) changing the position of a particular circuit element from one subregion to another;
- b) for each particular net that includes the particular circuit element, identifying a new set of sub-regions that contain the circuit elements of the particular net;
- c) for each particular net that includes the particular circuit element, retrieving a pre-computed attribute of a new connection graph that is based on the first wiring model, and that represents the topology of interconnect lines necessary for connecting the identified new set of sub-regions for the particular net;
- d) computing a delta placement cost based on the retrieved attributes of the new connection graphs.
- 44. (New) The method of claim 42, wherein the connection graphs are Steiner trees.
- 45. (New) The method of claim 42, wherein the connection graphs are minimum spanning trees.

# **REMARKS**

This Preliminary Amendments is concurrently filed with the above-entitled application, which is a continuation application of a presently pending application entitled "Recursive Partitioning Placement Method and Apparatus," filed on December 6, 2000. In this Preliminary Amendment, Applicants have changed the title of this application, inserted a reference to the related parent application, canceled claims 1-27, and added claims 28-45. Accordingly, claims 28-45 are currently pending in this application.

Respectfully submitted,

STATTLER, JOHANSEN & ADELI

Dated: December 15, 2000

Mani/Adeli

Stattler, Johansen & Adeli LLP

P.O. Box 51860

Palo Alto, CA 94303-0728 Phone: (650) 934-0470 x102

Fax: (650) 934-0475